



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE

United States Patent and Trademark Office

Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/798,890	03/12/2004	Andrew Burdass	550-530	4902
23117 7590 06/15/2009 NIXON & VANDERHYE, PC 901 NORTH GLEBE ROAD, 11TH FLOOR ARLINGTON, VA 22203				
EXAMINER				
FAHERTY, COREY S				
ART UNIT		PAPER NUMBER		
2183				
MAIL DATE		DELIVERY MODE		
06/15/2009		PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

RECORD OF ORAL HEARING
UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE BOARD OF PATENT APPEALS
AND INTERFERENCES

EX PARTE ANDREW BURDASS

Appeal 2009-002029
Application 10/798,890
Technology Center 2100

Oral Hearing Held: May 20, 2009

Before JOSEPH L. DIXON, LANCE LEONARD BARRY, and
HOWARD B. BLANKENSHIP, *Administrative Patent Judges*.

APPEARANCES:

ON BEHALF OF THE APPELLANT:

STANLEY C. SPOONER, ESQ.
NIXON & VANDERHYE, PC
901 North Glebe Road, 11TH Floor
Arlington, VA 22203

1 The above-entitled matter came on for oral hearing on Wednesday,
2 May 20, 2009, at The U.S. Patent and Trademark Office, 600 Dulany Street,
3 Alexandria, Virginia, before Laurie Allen, Notary Public.

4
5 JUDGE DIXON: Hello, Mr. Spooner. You have 20 minutes. You
6 may begin when you're ready.

7 MR. SPOONER: Good morning. I am here on behalf of the assignee
8 of record, ARM Limited, a company in Cambridge, England.

9 The problem that we're talking -- that the invention solves is set out
10 fairly explicitly in the specification.

11 If you look at page 4, the -- the opening couple sentences, the first one
12 talks about the normal -- in a computer system, in responding to exception
13 signals, the normal practice is waiting until an instruction boundary or an
14 end or a completion has been reached to initiate the fetching of the exception
15 handling routine; in other words, how you handle that particular problem.

16 Applicant, recognizing that problem, figured out, hey, why wait? Go
17 ahead, pre-fetch the exception handling routine so it's ready and available if
18 needed, so that you don't have to stall based upon trying to get this
19 information.

20 So, that's what's in Applicant's claim, a series of three
21 components -- cache memory, instruction pipeline, and an exception
22 controller, and the exception controller operates in a particular manner. It
23 operates in response to an exception signal, as you would expect, but it
24 operates when it's part-way through the execution of the current program
25 instruction, and so, it's not completed yet.

1 During the middle of that program instruction -- early or late, doesn't
2 make any difference -- this exception signal comes in. At that point, the
3 exception controller triggers a look-up in the cache memory to see if the
4 exception handling program is there.

5 If it isn't, that's the -- it's as -- if the program is not present within the
6 cache memory, it triggers a cache line fill from the main memory which
7 loads that exception handling routine into the cache memory.

8 Then it goes on, completes the instruction.

9 Once the instruction is completed, then it does the last line -- last
10 couple lines of the claim. Upon completion of execution of the current
11 program handling instruction, and if said exception is still current, then the
12 instruction pre-fetch unit fetches it from the cache memory and off it goes.
13 It doesn't have to delay to pull it from the main memory. It's already there in
14 the cache memory, ready to go.

15 Now, there's a down-side to that problem. If -- and this is discussed in
16 the spec, as well, also on page 4, lines 6 to 12. There are some cases where
17 this pre-fetch, this speculative pre-fetch, is inappropriate, but the problem
18 caused by that is fairly minimal in return to the benefit that is achieved.

19 Now, I'm not particularly great in the field of computer programming
20 and fault detection and all of that, so I found it helpful to just sort of draw
21 out the time-line of what's going on here.

22 So, if we just have this one time-line, this is the program instruction,
23 and it is initiated and it goes to completion. Somewhere in here, you have an
24 exception.

1 JUDGE BLANKENSHIP: Is this background in the brief or in the
2 record somewhere?

3 MR. SPOONER: No, sir. It just occurred to me in going through all
4 of this, but I mean this is literally what the claim says. So, this language,
5 this timing is specified in the independent claims.

6 So, an exception occurs sometime during the instruction. I think the
7 claim says part-way through completion of the instruction.

8 It then looks to see if the exception handling is in the cache. If it is,
9 great. If it isn't in the cache memory, it then calls up this line fill to put it in
10 the cache memory. At that point, this instruction is continuing to crank
11 along here. It occupies a certain amount of time to do all the steps in that
12 instruction.

13 So, while this is still percolating along, you've already made sure that
14 you have the exception handling routine in the cache memory at that point.

15 When you get down here at the end, upon completion, if the exception
16 is still valid, at that point, then you fetch the exception handling routine from
17 the cache memory, and off you go. You take care of the exception at that
18 point.

19 Now, the prior art reference, Birk -- he doesn't do that. He doesn't do
20 any of that. If an exception comes in during his program instruction, Birk
21 aborts the entire thing.

22 He aborts the instruction, and he goes to a routine that says how do we
23 handle an abort, and presumably in that routine somewhere, he looks up how
24 to find out how to take care of it from main memory or wherever else, but he
25 doesn't say anything about checking to make sure you've got the exception

1 handling routine in the cache memory so it's readily accessible, and then,
2 when you've completed the instruction, fetch it immediately out of cache and
3 go forward. He doesn't teach any of that.

4 So, in a nutshell, that's the distinction.

5 There are some additional problems that the Examiners had.

6 My particular practice is I like to just try to list the components and
7 the interrelationships and just check to make sure that the Examiner has said,
8 all right, here's a bit in the prior art reference that says this component, that
9 teaches this component; here is an interrelationship between these two
10 components, and this is where it's discussed.

11 So, I like to have the Examiner identify where these things are in the
12 prior art, so then I can look at them, have the Applicant look at them, and
13 say is he right, is he wrong, whatever. We've had a real difficulty in this
14 particular case in getting the Examiner to commit to any particular structure
15 in the Birk reference.

16 So, this last clause in the claim, upon completion of execution of said
17 current program instruction -- that's a conditional phrase -- if said exception
18 is still current, another conditional phrase, then something has to occur, an
19 operational phrase.

20 The instruction pre-fetch unit fetches the exception handling program
21 instruction from the cache memory.

22 All right.

23 We've asked where those two conditional phrases and one operational
24 phrase are disclosed anywhere in the Birk patent. He can't find it.

1 But -- and so, his only answer to pointing out that that's not disclosed
2 anywhere in Birk is the statement in his answer saying, quote, the aborted
3 instruction must be reissued and therefore is completed as required by the
4 claim.

5 So, he's somehow saying that if the instruction occurs and Birk aborts
6 it, somehow Birk restarts it and then completes it and then does the claimed
7 invention after this eventual completion.

8 That doesn't happen. There is no disclosure anywhere in Birk that
9 talks about what you do after the instruction is completed.

10 Birk aborts the instruction when -- when the exception comes up, so
11 that there can't be any of these other things that are specified by the claims.

12 The Examiner admits, in the Examiner's Answer -- and this is page 8,
13 third paragraph -- he admits that, quote, the "if" limitation of the claim is
14 never met by Birk, meaning that the following limitation, the instruction
15 pre-fetch unit, can never be required.

16 So, he recognizes that Birk doesn't do any of this. He just aborts,
17 solves the problem, and restarts.

18 So, that's the first glaring error, I think, in the Appeal Brief that's
19 never explained in the Answer. We again mentioned it in the Reply Brief,
20 but on the record, there is no real answer to that, where it is, how it exists.

21 The Examiner also admits, in his portion that responds to the Appeal
22 Brief, section C -- he also admits that -- we suggest that the claims do not,
23 upon completion -- the exception will ever be current. Most importantly, the
24 Examiner admits that, in fact -- quote, "in fact, in Birk, it never is," close
25 quote. I think that's a reference to it's never completed.

1 In Birk, if there's an exception that occurs, it aborts the instruction. It
2 never completes that instruction.

3 So, as a result, he just then ignores the claim limitations that we're
4 talking about. That's his answer.

5 So, he doesn't have -- he doesn't show where Birk teaches the claim
6 limitations.

7 So, the anticipation rejection clearly fails.

8 Same thing with the obviousness rejection. If he doesn't teach or
9 doesn't show somewhere that the prior art reference teaches the claimed
10 limitations, it can't possibly be sustained. It's not a prima facie case.

11 We've also argued that it's not a prima facie case even if these
12 elements were disclosed, because there's no rationale or analysis for
13 combining the elements.

14 He again just says, well, each one of the patents has some advantage
15 or some benefit, and therefore, these benefits would be the reason for
16 combining them, but all patents, by definition, have some benefit.

17 So, is he saying that every patent is automatically somehow
18 combined? I don't think so. That may be what he's saying, but I don't think
19 that's the test of obviousness under KSR.

20 Finally, even if there were a prima facie case -- i.e., a listing of all the
21 elements somewhere in the prior art and some reason or rationale for
22 combining them, if there is a prior art reference that teaches away from the
23 combination, that rebuts any prima facie case of obviousness.

24 Here, we've already discussed Birk teaches go directly to the abort.
25 The exception occurs, you go to the abort. You don't do any of this other

1 stuff. So, Birk is completely inconsistent with what the Applicant claims
2 here.

3 Birk teaches away from what we're doing and what we've claimed,
4 so -- and there are other problems with the Examiner's Answer. He ignores
5 some of the sections and that sort of thing.

6 Applicant is required to put in separate subheadings directed to each
7 of the rejections. Apparently the Examiner is not required to respond to
8 each of them.

9 So, be that as it may, that's the world we're in, but I'm happy to try to
10 answer any other questions that you might have.

11 JUDGE DIXON: Any questions?

12 (No response.)

13 JUDGE DIXON: Okay. Great.

14 MR. SPOONER: Have a good day. It's been a long morning.

15 (Whereupon, the proceedings were concluded on May 20, 2009.)
16